
8-18
Programming EPCS Using the Active Serial Interface
Figure 8-9: Connection Setup for Programming the EPCQ Using the JTAG Interface
V CCPGM V CCPGM
V CCPGM
Connect the pull-up resistors
to V CCPGM at a 3.0-V power
SV51010
2014.01.10
10 kΩ
10 kΩ
10 kΩ
V CCPD V CCPD
supply.
The resistor value can vary
EPCQ Device
FPGA Device
from 1 k Ω to 10 kΩ. Perform
GND
nSTATUS
CONF_DONE
nCONFIG
nCE
TCK
TDO
TMS
TDI
Pin 1
V CCPD
signal integrity analysis to
select the resistor value for
your setup.
DATA0
DATA1
AS_DATA0/ASDO
AS_DATA1
DATA2
AS_DATA2
Serial
DATA3
DCLK
nCS
AS_DATA3
DCLK
nCSO
Flash
Loader
MSEL[4..0]
1 kΩ
CLKUSR
Instantiate SFL in your
design to form a bridge
between the EPCQ and
the 10-pin header.
Download Cable
GND 10-Pin Male Header GND
(JTAG Mode) (Top View)
For more information, refer to the
MSEL pin settings.
Use the CLKUSR pin to supply the external
clock source to drive DCLK during configuration.
Programming EPCS Using the Active Serial Interface
To program an EPCS device using the AS interface, connect the device as shown in the following figure.
Altera Corporation
Configuration, Design Security, and Remote System Upgrades in Stratix V Devices
Send Feedback